Memory management unit - PDFSEARCH.IO - Document Search Engine

Memory management unit
Results: 244

#	Item
101	The CHERI capability model: Revisiting RISC in an age of risk Jonathan Woodruff† Robert N. M. Watson† David Chisnall† Simon W. Moore† Jonathan Anderson† Brooks Davis‡ Ben Laurie§ Peter G. Neumann‡ Robert N Add to Reading List Source URL: www.cl.cam.ac.uk Language: English - Date: 2014-04-21 05:53:40 Computer memory Virtual memory Central processing unit Instruction set architectures Memory management Pointer Memory management unit MIPS architecture Memory protection Computer architecture Computing Computer hardware
102	Tracking the Virtual World Synopsys: For many years the JTAG interface has been used for ARM-based SoC debugging. With this JTAG style debugging, the developer has been granted the ability to debug software at the highl Add to Reading List Source URL: www.lauterbach.com Language: English - Date: 2010-12-08 02:31:14 Memory management unit Virtual memory Joint Test Action Group Debugger Kernel Breakpoint Process Computer program Computing Electronics Debugging
103	Inside L4/MIPS Anatomy of a High-Performance Microkernel Gernot Heiser Version[removed]syscalls+scheduling) of January 30, [removed]removed] Add to Reading List Source URL: www.cse.unsw.edu.au Language: English - Date: 2001-03-05 23:47:41 Virtual memory L4 microkernel family Memory management unit Control flow Microkernel Thread Kernel Page Gernot Heiser Computer architecture Computing Central processing unit
104	Ò FOURTH GENERATION 64-BIT RISC MICROPROCESSOR Add to Reading List Source URL: www.sgistuff.net Language: English - Date: 2011-07-08 05:35:18 Central processing unit R4600 Computer memory R4000 Virtual memory MIPS architecture CPU cache Memory management unit 64-bit Computer hardware Computer architecture Computing
105	ServerSet III and MXT Technology Sectored Memory Management Indirect "virtual" mapping of main memory Control Bit Field Pointer 0 Pointer 1 Physical Address Minimum Add to Reading List Source URL: www.hotchips.org Language: English - Date: 2013-07-27 23:38:05 Data types Computer architecture Computer storage media Central processing unit Data structure alignment Pointer SCSI Physical address CPU cache Computing Computer memory Information
106	March 2003: This file was created by scanning, OCR, and touchup of one of the originally-distributed paper copies. M0131 MASSACHUSETTS INSTITUTE OF TECHNOLOGY PROJECT MAC Add to Reading List Source URL: www.multicians.org Language: English Computer hardware Computer architecture Central processing unit Computer memory Paging Page table Multics Demand paging Page Virtual memory Memory management Computing
107	O PROTECTION IN AN INFORMATION PROCESSING UTILITY Add to Reading List Source URL: www.multicians.org Language: English - Date: 2012-11-08 16:33:53 X86 architecture Central processing unit Ring Multics Operating system Segment descriptor General protection fault Protected mode Computer architecture Computing Memory management
108	TrC-MC: Decentralized Software Transactional Memory for Multi-Multicore Computers Kinson Chan, Cho-Li Wang The University of Hong Kong {kchan, clwang}@cs.hku.hk Add to Reading List Source URL: i.cs.hku.hk Language: English - Date: 2011-12-30 02:33:47 Computing Data Databases Programming language implementation Software transactional memory Linearizability Transactional memory Parallel computing Central processing unit Transaction processing Concurrency control Data management
109	A Multi-threaded 64 Bit PowerPC Commercial RISC Processor IBM Server Group Rochester, MN Add to Reading List Source URL: www.hotchips.org Language: English - Date: 2013-07-27 22:49:02 Central processing unit Computer memory Virtual memory CPU cache Cache Threads Memory management unit Multithreading Translation lookaside buffer Computer hardware Computing Computer architecture
110	HOT CHIPS SYMPOSIUM III PA-RISC PROCESSOR FOR ·SNAKES· WORKSTATIONS TECHNICAL OVERVIEW Charlie Kohlhardt R&D Section Manager Add to Reading List Source URL: www.hotchips.org Language: English - Date: 2013-07-27 22:44:27 Central processing unit Computer memory Virtual memory Instruction set architectures CPU cache Cache PA-RISC Reduced instruction set computing Memory management unit Computer architecture Computer hardware Computing

UPDATE